I\'m very new to VHDL. My problem: I need to split an input into two signals. The lower half of the input data should be sent to the specified address and the upper half to
