How to calculate Clock Cycle Period with the latencies for single-cycle and multi cycle processor?

Question

Given that the following instruction sequence: 40% arithmetic, 25% load, 15% store, 10% branch, and 10% jump

Given that the latencies of each stages of a processor a