I\'m trying to model a register file register in Verilog, however the value is supposed to change at the rising edge of the clock, but the value outputs twice the same, I\'m
