Are system functions synthesizable in Verilog?

Question

I have a Verilog code that uses the system functions $size and $signed but I am afraid that it won\'t be synthesizable.

So are they synthesi