SystemVerilog UVM Hello World Testbench error: expecting an '=' or '<=' sign in an assignment [9.2(IEEE)]

Question

I modified a hello world UVM testbench on Eda Playground to create hierarchy of uvm sequence. While creating object of base class sequence from the virtual task body of the