VHDL Error simulating a Meanly Finite State Machine sequence detector

Question

I\'m writing code for a Meanly FSM sequence detector with detection of input 0111 0010 and 0010 0111 and overlapping is allowed. The program is written as follow. I can comp