I\'m a beginner trying to implement a password system using Verilog. I\'ve created a memory module here which I have instantiated twice where the clock will toggle each time