5 ms Timer using System-Verilog

Question

I am new to using System-Verilog and I am creating a project and need to create a 5 ms timer. Essentially it is to be used with a state machine. The state machine looks like