please give me an idea for verilog error “Multi-driver net found in the design”

Question

I am writing a verilog code doing an digital clock. Actually, my code works well in "Run synthesis" but gives me an error in "Run Implementation". And I