Is there any error in the VHDL code and testbench?

Question

I have been trying a clocked flip flop in Quartus 2 and I received the following error Error (10533): VHDL Wait Statement error at T17_ClockedProcessTb.vhd(42): Wait Stateme