High impedance for output, and undefined output and input for replay buffer

Question

I\'m trying to make a 8 KB replay buffer in verilog, and when setting up the test-bench and running it, I get undefined states for the output, a high impedance for the ready