MOD-10 Single-Digit BCD Down Timer Implementation in VHDL

Question

I have this code, but if I make load_data <= 9 after the reset, it counts 0, 9, 8, 7, ..., 0, 15, 14, 13... each clock cycle

I want it to count 0, 9, 8, 7, ... , 3