what is the digital clock design with frequency division? And How it looks this in the digital circuit diagram?
