Logic to build 8x1 Mux Using Vivado HLS (Xilinx)

Question

I want to create 8x1 MUX IP BLOCK through HLS. MUX block should be 8 inputs and single output. Eight input streams :Each input stream data width : 32 bit and output should be si