In one of my assignment, I am trying to implement all digital phase locked loop in simulink. I found a journal which explains this concept. The figure below shows the concept us
