Do multi-core CPUs share the MMU and page tables?

Question

On a single core computer, one thread is executing at a time. On each context switch the scheduler checks if the new thread to schedule is in the same process than the previ

Answer 1

In ARMv8, Table base address register have CnP bit to support shard TLB in the inner shareable domain: enter image description here