Is it possible to define a C macro in a makefile?

Question

Is it possible to put the equivalent of #define VAR (in a C program) into a makefile, so that one can control which part of the program should be compiled?

Answer 1

Yes.

Most compilers support command line options for specifying #define's. For Visual C++, this is the /D option.