Can someone clearly explain me the difference between a cache miss, a tlb miss and page fault, and how do these affect the effective memory access time?
This diagram might help to see what will happen when there is a hit or a miss.